
UNCLASSIFIED

AD NUMBER ADB010612 LIMITATION CHANGES TO: Approved for public release; distribution is unlimited. FROM: Distribution authorized to U.S. Gov't. agencies only; Test and Evaluation; 30 JUN 1975. Other requests shall be referred to Air Force Avionics Laboratory, Wright-Patterson AFB, OH 45433. AUTHORITY AFAL ltr, 12 Sep 1977

THIS REPORT HAS BEEN DELIMITED AND CLEARED FOR PUBLIC RELEASE UNDER DOD DIRECTIVE 5200.20 AND NO RESTRICTIONS ARE IMPOSED UPON ITS USE AND DISCLOSURE.

DISTRIBUTION STATEMENT A

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.



CSEL BIT ERROR RATE COUNTERS

COMPUTER SCIENCES CORPORATION 6565 Arlington Boulevard Falls Church, Virginia 22046

February 1976

TECHNICAL REPORT AFAL-TR-75-150

Final Report for Period 1 March 1974 - 1 May 1975

TIP FORCE ANIONICS LABORATERS

Distribution limited to U.S. Government only; Reason, test and evaluation; 30 June 1975. Other requests for this document must be referred to AFAL/AAF-2

AIR FORCE AVIONICS LABORATORY
AIR FORCE WRIGHT AERONAUTICAL LABORATORIES
AIR FORCE SYSTEMS COMMAND
WRIGHT-PATTERSON AIR FORCE BASE, OHIO 45433

AD NO. - DOC FILE COPY



per mre Dolen.

1/20/20

NOTICE

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

This final report was submitted by Computer Sciences Corporation, 6565 Arlington Blvd., Falls Church, Virginia 22046, under contract F33615-74-C-1155, job order 12271215, with Air Force Avionics Laboratory, Wright-Patterson AFB, Ohio Wade T. Hunt AFAL/AAF-2 was the Laboratory Project Engineer.

This technical report has been reviewed and is approved for publication.

HADE T HINT

Project Engineer/Scientist

HARRY L DEAL

Supervisor

FOR THE COMMANDER

GEORGE F. CUDAHY, Col, USAF

Chief, System Avionics Division

AF Avionics Laboratory

AIR FORCE - 22 MARCH 1976 - 50

ACCESSIO	ACCESSION for							
NTIS	White Section							
DOC	Buff Section							
HUDHHAND	ICEO 🗆							
JUSTIFICA								
	ITION/AVAILABILITY CODES							
Dist.	Avail, and/or SPECIAL							
B								

:	SECURITY CW ST F CATION OF THIS PAGE (When Date Entered)	
6.01	REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
(18)	AFAL TR-75-150	3 PECIPIENT'S CATALING MILITER OF
(6)	CSEL Bit Error Rate Counters •	Final Technical Report 1 March 1574-1 May 1975
9	(IH) CSC	- 3314-0000000
(10)	Robert A. Glicksman. Charles F. /Pavey Frede fick J. /Rose	F33615-74-C-1155
	Computer Sciences Corporation 6565 Arlington Boulevard Falls Church, VA 22046	Project 1227 Task 1227 12
	Air Force Wright Aeronautical Laboratories Air Force Systems Command, WPAFB, Ohio 45433	February 1076
	14. MONITORING AGENCY NAME & ADDRESS(II different from Controlling Office)	15. SECURITY CLASS. (of this te Not)
	(12) 9/p.]	Unclassified 15a. DECLASSIFICATION DOWNGRADIN SCHEDULE
	Distribution Limited to U.S. Government only; Reason, test and evaluation; 30 June 1975 Other requests for this document must be referred to	AFAL/AAF-2
	17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from AF-1227.	129.712
	16. SUPPLEMENTARY NOTES	
	19. KEY WORDS (Continue on reverse side if necessary and identity by block number) Computer, software, error rate, counters, program generator, subroutines.	
	\	
	This report describes the addition and integral Counter (BERC) units into the K-Band Terminal Sim Communication Systems Evaluation Laboratory (CSE	tion of two Bit Error Rate ulator portion of the AFAL L). These two units will
	provide the capability to measure bit error rate on t first is represented by single channel, low speed (75	to 9600 bits/second),

DD 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

THIS MAGE When Date E storeth

20. Abstract (Cont'd)

asynchronous or synchronous data. The second are high speed (to 10 mcgabits/second) synchronous data, usually generated by time domain multiplexing equipment for wideband communications systems. The original software for the CSEL has been modified to allow operator interaction with the BERCs. This interaction is achieved in a manner consistent with all the other elements of CSEL.

TABLE OF CONTENTS

Section		Page
I	Introduction	1
11	Operation	3
	1. General	3 4 4
III	Interface Description	9
	 General	9 9 12
IV	Software Description	17
	 Introduction	17 17 18 21 21
v	Hardware Description	47
	 Introduction Data Generator Control a. Model 1210A Data Generator Control Interface b. Model 3000 Data Generator Control Interface Meter Control a. 1210A Meter Control Interface b. Model 3000 Meter Control Interface 	47 47 53 58 60 60 71
VI	<u>Calibration</u>	75
VII	Trouble Shooting and Repair	77
Appendix		
	Parts Lists	79

LIST OF ILLUSTRATIONS

Figure		Page
1	BERCs, Patch Pancl, and Monitor Panel	5
2	Patch Pancl	6
3	Data and Timing Cabling, Block Diagram	7
4	Monitor Panel	8
5	UDC-11 Register Bit Assignments	10
6	DR11-A Register Bit Assignments	13
7	BERC File Record	22
8	Overall Control Block Diagram	48
9	1210A Data Generator Control Block Diagram	49
10	3000 Data Generator Control, Block Diagram	50
11	Mcter Control, Block Diagram	51
12	3000 and 1210A Data Generator Control, Interface Cabling	52
13	1210A Generator Control Interface Board Assembly A10A1A2,	
10	Logic Diagram	5 5
14	1210A Data Generator Control Interface Board Logic Diagram	
••	Assembly A10A1A2	59
15	3000 Interface Board, Data Generator Section	65
16	1210A Meter Control, Interface Cabling	67
17	1210A Meter Control Interface Board Assembly A10A1A1 Logic	
••	Diagram, Interface and Count Logic	69
18	1210A Meter Control Interface Board Assembly A10A1A1 Logic	
10	Diagram, Block Size Decode Section	71
19	1210A Meter Control Interface, Timing Diagram	74
20	3000 Meter Control Interface, Timing Diagram	80
21	3000 Interface Board, Unit A10A1A3, Meter Control Section	81
22	3000 Meter Control Interface Cabling	83

LIST OF TABLES

Table		Page
1	UDC-11 Register Bit Functions	11
2	DR11-A Register Bit Functions	14
3	Summary of BERC Parameters	19
4	Allowable Block Sizes	20
5	Truth Table for 1210A Pattern Decode U28	54
6	Truth Table for 1210A Data Rate Decode U26 and U27	57
7	Truth Table for 3000 Pattern Decode U4	62
8	Truth Table for 1210A Block Size Decode U5 and U6	7 8
9	Truth Table for 3000 Block Size Decode U5	79

This Page Intentionally Left Blank

SECTION I

INTRODUCTION

This report describes the addition and integration of two Bit Error Rate Counter (BERC) units into the K-Band Terminal Simulator portion of the AFAL Communication Systems Evaluation Laboratory (CSEL). These two units will provide a capability for two classes of signals. The first, International Data Sciences Corporation Model 1210A, is represented by a single channel, low speed (75 to 9600 bps), asynchronous or synchronous data. The second, International Data Sciences Corporation Model 3000, is a high speed (to 10 Mbps) synchronous data unit, usually generated by time domain multiplexing equipment for wideband communications systems. These units have been modified to allow automatic computer control of all of their functions. In addition, they can be operated locally on a standalone basis or remotely under control of the CSEL software.

The software involves additions and modifications to the CSEL software package on three levels. On the lowest level, closest to the hardware interfaces, are software drivers. These provide a vehicle by which other software can communicate with the BERCs. Higher up the software hierarchy are procedures. The CSEL software consists of structures such that each type of device has a procedure or a set of procedures that control the flow of information to and from that device. The highest level of software is the System. Here, additional user's parameters are incorporated into the system structure to allow the operator to form bit error rate tests within the static mode of operation.

SECTION II

OPERATIONS

1. GENERAL

Figure 1 shows the physical arrangement of the BERCs, patch panel, and monitor panel. The patch panel (Figure 2) enables the user to connect the BERCs to the system under test from either the front of the rack or via the I/O panel at the rear. Figure 1 shows the BERCs connected to the rear I/O panel via the patch panel. Figure 3 shows the routing of the data and timing cabling in the cabinet. The monitor panel (Figure 4) is divided into two independent sections; one for the 1210A and one for the 3000. Each section contains a switch for selection of either the REMOTE (BERC controlled by CSEL software) or MANUAL (BERC operated locally, independent of the CSEL). Each section also contains indicator lamps which give a visual display of the following parameters.

- ERROR COUNT denotes the number of errors which have occurred in
 a selected test sequence. This count is displayed in binary (bit Ø is the
 LSB) and reflects the state of the error counter in the interface logic.
- 2. COUNT OVERFLOW indicates that the error counter in the interface logic has overflowed at least once (see Figure 4). This indicator has no relation to the one on the respective BERC because the error counters in each BERC overflow after a count of 999 whereas those in each interface overflow after a count of 4095.
- 3. IN SYNC, when lit, indicates that the receiver is locked to the incoming data.
- 4. SYNC RECOVERED, when lit, indicates that the receiver has lost sync and recovered it at least once.
- 5. READY, when lit, indicates that the BERC has finished a test. When the BERC is operating in the remote mode, READY indicates that the BERC is ready to accept new instructions from the CSEL system.

2. MANUAL MODE

To operate either BERC in the manual mode, place the associated REMOTE/MANUAL switch in the MANUAL position (Figure 4). With the switch in this position, the BERC is operable from its front panel controls and will ignore inputs from the CSEL computer. For operating instructions of either BERC in the manual mode, reference should be made to the appropriate manufacturer's instruction manual.

3. REMOTE MODE

To operate either BERC in the remote mode, place the associated REMOTE/MANUAL switch in the REMOTE position (Figure 4). With the switch in this position, the BERC is operable only from the CSEL computer. The only front panel control which is operative in the remote mode is the TEST/OPERATE switch on the front panel of the 1210A. This switch is functional in both the manual and remote modes. (See the 1210A instruction manual for the function of this switch.) Section IV describes the remote mode of operation in detail.




Figure 1. BERCs, Patch Panel, and Monitor Panel




Figure 2. Patch Panel





Figure 3. Data and Timing Cabling, Block Diagram



Switte

Figure 4. Monitor Panel

SECTION III

INTERFACE DESCRIPTION

1. GENERAL

A block diagram of the interface system for either the Model 1210A or 3000 is shown in Figure 8. Although the block diagram is the same for both models, there are some differences in the individual interfaces. The principal difference is that the Model 3000 requires fewer data generator control signals, so the interface controlling this model is somewhat simpler.

As shown in the figure, all signals that control the BERC data formats and rates are interfaced to the PDP-11 computer through the UDC-11. The data generator control interface retransmits these control signals to input registers in the UDC-11 for verification. All signals that control the measurement functions and all measurement status signals and data are interfaced to the PDP-11 computer through a DR11-A general purpose interface.

Certain BERC programming control signals from the UDC-11 and DR11-A control registers are encoded within functionally consistent groupings of bits and then decoded externally within the BERC controller. These decoded bit groupings are used to drive the control logic in the modified BERC. Delay for the response time of the interfacing logic and BERC is provided by the software (where the signals come through the UDC-11) and by the interface hardware (where the signals come through the DR11-A command register).

2. UDC 11 INTERFACE FUNCTIONS

As previously mentioned, the signals which control data format (in the Model 3000) or data rate and data format (in the Model 1210A) are interfaced to the computer through the UDC-11.

Figure 5 shows the bit assignments of the UDC-11 control and status registers.

Table 1 explains the functions of the bit groupings in these registers.

	LSB	0	1 1	ate	Selec A B				_					-
		-	2 Pattern	Data Rate	Ŀ	- 01	Pattern	_	_				_	-
		2	*	-	Ŀ	77116								
		3	XMIT Error	4		ne As	L/ Im/ MIL XMIT L Norm TTL Error Rev Clk							
		4	r cik	•		1. Sar	MIL CR		_					
		5	2 1 Rev CIR	•	•	191	Inv Norm Rev							
		9	1 CIR	•	·	77 Jo (MIL.							
	F	,	Z 1 XMIT CIK			r Bit (Inv / Norm XMIT	-9941						
	DATA FORMAT	80	1 Data	•		60; Fo	Inv MIL Inv MIL Norm TTL Norm TTL Norm TTL Norm TTL Norm TTL Norm NMIT CIR	-Same As 771166-						
	DATA	6	2 Rev	•	•	1177 S	Inv/ iorm Dat	-Same						
		10	2 1 XMIT Data		-	For Bit 0 of 771164 = 0, Same As 771160; For Bit 0 of 771164 - 1, Same As 771162								
		11	2 XMIT	-	-	= 0.	-							-
	Ì	12	SYNC	•	-	771164	-		_					-
	ŀ	13	DTR S' ON A	•	-	it 0 of	-		-	-				1
		14	RTS I		-	For B	_							-
	MSB	15			_		_	H	_	-	-	-	-	-
-	-							*		 				+
		SS	92	25	7	<u>.</u>	99	9						
		ADDRESS	771160	771162	771164	771044	771166	771046						
		1												
-	-					 							 	+
			Y	.a	ict									
		FUNCTION	1210A Data Generator Control "A"	1210A Data Generator Control "B"	1210A Data Generator Input Select	rat	ntrol	ij						,
		FUNC	tor Co	tor Co	tor Inp	tor Inp	tor Co	tor Inp						
			Genera	Genera	Genera	1210A Data Generator Input	3000 Data Generator Control	3000 Data Generator Input						
		ij	1210A Data G	1210A Data G	1210A Data G	1210A Data G	3000 Data (3000 Data C						
-						L	L	l	L	1	L	. L	1	_
1		~		Generator										
		SECTION	BERC	2										

Figure 5. UDC-11 Register Bit Assignments

TABLE 1

UDC-11 REGISTER BIT FUNCTIONS

Register	Signal	Bits	Description
1210A DATA GENERATOR	PATTERN	0-2	Contains, in eoded form, data sequence utilized in 1210A in a given test (see Table 5-1)
	XMIT ERROR	3	When a "1", eauses the 1210A to insert one error in each block of data analyzed
	RCV CLK REV DATA	4, 5 8,9	Control voltage levels which receiver clock and data inputs are responsive to (see 1210A Instruction Manual)
	XMIT CLK XMIT DATA	6,7 10,11	Control voltage levels of transmitter clock and data outputs (see 1210A instruction Manual)
	SYNC/ASYNC	12	When "1", eauses 1210A to operate in synchronous mode; when "0" eauses 1210A to operate in asyn- ehronous mode
	DTR ON	13	When "1", eauses 1210A to assert DTR line on its data eonneetor (see 1210A Instruction Manual)
	RTS ON	14	When "1", eauses 1210A to assert RTS line on connector (see 1210A Instruction Manual)
		15	Not used
1210A DATA GENERATOR CONTROL B	DATA RATE	0-3	Contain, in eoded form, rate of transmitted data (see Table 5-2)
		4-15	Not used
1210A DATA GENERATOR INPUT SELECT	SELECT A/B	1	Determines whether control signals from either 1210A CONTROL A OR CONTROL B register are retransmitted from 1210A data generator control interface logic to 1210A Data Generator input status register. A "zero" selects A and a "one" selects B.
		2-15	Not used
1210A DATA GENERATOR INPUT		0-14	Accepts status inputs as determined by select A/B bit
		15	Not used
3000 DATA GENERATOR CONTROL	PATTERN	0-2	Contains in eoded form, data sequence utilized in 3000 in a given test (see Table 5-3)
	XMIT ERROR	3	Causes 3000 to insert one error in test data each time bit 3 goes from "0" to a "1". Unlike the XMIT ERROR control for the 1210A, which is a static level control, this signal is dynamic in nature.
	RCVR CLK XMIT CLK DATA	4,5 6,7 8,9	Control voltage levels which receiver clock, transmit clock and data inputs are responsive to (see 3000 instruction Manual)
		10-15	Not used
3000 DATA GENERATOR		0-9	Receives 3000 Data Generator Control bits retrans- mitted from 3000 data generator control logic for verification.
		10-15	Not used

In preparing for a test, the UDC-11 control registers are loaded with the bit groupings pertaining to the selected data rate and/or format. These bit groupings are sent to the data generator portion of the BERC interface logic where they are decoded as necessary, buffered and sent to the BERC.

3. DR11-A INTERFACE FUNCTION

All signals pertaining to the data measurement functions of the BERC arc interfaced to the PDP-11 computer through the DR11-A general purpose interface.

Figure 6 shows the bit assignments of the DR11-A registers and Table 6 explains their functions. When an actual measurement is to be made, the DR11-A control and status register is first checked to ensure that the BERC is in the remote mode. The READY flag may or may not be set since it is of no concern at this time and is not tested.

If remote mode is indicated by the MAN/REMOTE flag, the DR11-A command word register is loaded. This action causes the control and status word register READY flag to go "busy." The command register now contains the bit groupings as listed in Figure 6.

The block size is decoded in the interface logic hardware and sent on to the BERC. The SYNC RECOVERED indicator (in the interface logic only) may also be reset at this time, if command word bit 06 is a "one". The error counters and the OVERFLOW indicators in both the BERC and controller hardware are also reset if the RESET COUNT AT START bit is on. This bit allows a fresh reading of errors for each test or a totalization of errors over a desired number of tests.

The state of the BIT/BLOCK ERROR bit determines whether bit or block errors are counted and the state of the SINGLE/CONTINUOUS bit determines whether a single or continuous test is performed. These bits are normally set for bit error and single block tests.

LS8	0	Τ.	T.				0		_	_			_
2	ϰ	-	-	_	_	_	F.	_	_	_	_	_	L
	_	·	Size	_	Ŀ	Size							
	~		4 2 Block Size	23		4 2 Block Size	64		Γ		Γ		
		Ţ.	œ.	E	Г	Γ.	_	_	_			-	
	-	+-	Bit/ Block Error	-	-	Bit/ Block Error		-	-	-	H	-	-
	<u> </u>	MAN Fat	E E E	-	Z. Q	E E E		<u></u>	_	_	_	_	\vdash
	5			ats 5	MAN Ensb	San	Data		_				
	9	Ready Int	Reset Count Start	i 6 Binary Data	Flag Int Int	Cour Cour At	6 5 Binary Data						
IAT	4	Ready	Recov Fred	, ä	Ready	SYNC Coun Blocky B Recov Start Cont E	, B						
DATA FORMAT	80		Start Test	æ		Start							
DATA	•	Γ.	<i>s</i>	6	·	•	-		Η.	<u> </u>			-
Ĭ	_	-	-	F	-	-	-	-	-	-	-	-	
	5		L	10	_	_	01	_		_	_	_	
	Ξ		Ŀ	=	Ŀ		F.						
	2			Coun Over Flow	(·)	•	Count Over- Flow		8				
	13			Sy'vc			Fr of YNC	_				-	
	4		_	SYNC Recov-C ered	-	_	SYNC Recovered		_	_	_	_	_
MSB	5	MAN. Remote Flag	_	SY Re er	MAN/ Remote	_	S) Re er		_		_	_	_
ž	_	M/ Rer FI	•	,	MAN/ Remot	•	•						
	ADDRESS	Vector A: 360 Vector B: 364 767730	767732	767734	Vector A: 370 Vector B: 374 767720	767722	767724						
	FUNCTION	1210A Control & Status Word	1210A Command Word	1210A Data Word	3000 Control & Status Word	3000 Command Word	3000 Data Word						
	SECTION	1210A Meter	Controller		3000 Meter	Controller							

Figure 6. DR11-A Register Bit Assignments

TABLE 2

DR11-A REGISTER BIT FUNCTIONS

Register	Signal	Bits	Description
CONTROL & STATUS WORD	MAN, INT. ENABLE	5	A control from PDP-11 CPU; determines whether MAN/REMOTE flag is treated as a status input or as an interrupt.
	READY INT ENABLE	6	A control from PDP-11 CPU; determines whether READY flag is treated as a status input or as an interrupt.
	READY FLAG	7	A status input from meter control interface logic; when "1", interface logic is ready to accept next instruction from CSEL.
	MAN/REMOTE	15	A status input from meter control interface logic; indicates position of MAN/REMOTE switch on bit error rate counter monitor panel. "O" indicates remote, "I" indicates manual.
DATA WORD	BINARY DATA	0-11	Contains binary error count accumulated in meter control interface 12-bit counter.
	COUNT OVERFLOW	12	A "1" indicates that meter control interface error counter has overflowed at least once.
	IN/OUT OF SYNC	13	A "1" indicates that data generator and receiver sections of BERC are in syne; a "0" indicates loss of sync. This is a real-time signal and has no memory.
	SYNC RECOVERED	14	A "1" indicates that BERC has detected a loss of sync and has subsequently recovered syne at least once.
COMMAND WORD	BLOCK SIZE	0-3	Contains, in coded form, number of bits or blocks of bits analyzed in a given test (see Table 5-4 for 1210A; Table 5-5 for 3000)
	BIT/BLOCK ERROR	4	Determines whether error analysis is done on a bit-by-bit basis or by comparing a block of trans- mitted and received data (see BERC Instruction Manual) "I" = BiT ERROR "0" = BLOCK ERROR
	SINGLE BLOCK	5	Determines whether predetermined number of bits or block of data are analyzed as determined by BLOCK SiZE bits, or whether data analysis is done on a continuous basis. "1" = SINGLE: "0" = CONTINUOUS
	RESET COUNT AT START	6	A "1" causes error counters and OVFRFLOW indi- cators in both BERC and interface logic to be reset prior to start of test.
	RESET SYNC RECOVERED	7	A "1" causes SYNC RECOVERED indicator in interface logic only to be reset prior to start of test.
	START TEST	8	A "1" causes BERC to start next test sequence.
		9-15	Not used

The meter control interface logic "times out" the performance of these functions and then issues a "start test" command to the BERC. After a block of data, as programmed in the command word, has been run by the BERC, it will return a TEST END signal to the meter control interface logic which will become "ready."

The CONTROL and STATUS register READY bit is now asserted, indicating that the test is complete. The data word can now be read. The "error count" is the total number of errors since the last test in which RESET AT START was commanded.

If the 12-bit binary error counter in the meter control interface overflows at any time, the COUNT OVERFLOW bit is asserted. In addition, if the BERC has currently detected a loss of sync lock, the IN/OUT OF SYNC bit will indicate this loss. If the BERC had detected sync loss during the current test, but had detected that sync lock had been recovered before the end of this test, the SYNC RECOVERED bit will be set. A valid bit error test will be determined to have occurred at the end of the test if all of the following conditions are met:

- 1. OVERFLOW bit is off ('zero'')
- 2. IN/OUT OF SYNC bit is on ("one")
- 3. SYNC RECOVERED bit is off ("zero").

This Page Intentionally Left Blank

SECTION IV

SOFTWARE DESCRIPTION

1. INTRODUCTION

Additional software has been added to the CSEL system to control the bit error rate counters (BERCs) when in remote mode. CSEL now supports 20 additional system parameters and contains two new procedures used to control BERC tests.

2. RUNNING A BERC TEST (REMOTE MODE)

To run a BERC test, the user enters the desired values into the BERC parameters. The contents of a BERC parameter may be examined by specifying the parameter's name followed by a question mark (?), as described for the other system parameters. Once the BERC parameters are entered, the CHECK directive will initiate a BERC test, provided that:

- 1. The BERC is enabled
- 2. There is no real-time run pending
- 3. Maximum time allowed, block size, and data rate have been entered
- 4. There is sufficient time for at least one block.

If both BERCs are enabled, the Model 1210A will be run first, and then the Model 3000. A BERC test will be terminated for the following reasons:

- 1. Minimum number of errors has been detected (normal termination)
- 2. Insufficient time for one more block
- 3. Lost syneh
- 4. Error count overflow
- 5. BERC set to manual
- 6. Excessive block count (more than 30, 000 blocks)

Note that the BERCs must be set to REMOTE for a test to be run, and that a run may be aborted by setting the BERC to MANUAL.

3. BERC PARAMETERS

Following are descriptions of the various BERC parameters. See Table 3 for a brief summary.

B1SW, B2SW - Enable a BERC test for 1210A and 3000, respectively.

- B1DT, B1RS, B1SY Set Data Terminal Ready, Request to Send, and Synchronous/Asynchronous switches on 1210A.
 - B1XM Set transmitter clock and data levels on 1210A. Levels can be Polar (POL), Positive-Neutral (POS), or Negative-Neutral (NEG).
 - B1RC Set receiver clock and data levels on 1210A (see B1XM).
 - B2DA First parameter selects TTL or MIL 188 interface circuit for both transmitted and received data on 3000. Second parameter allows data signal to be normal or inverted.
 - B2XC Same as B2DA, but for transmitter clock.
 - B2RC Same as B2DA, but for receiver clock.
 - B1PN, B2PN Select 63-, 511-, or 2047-bit maximal length pseudorandom pattern.
 - B1DR Select data rate in kbps for 1210A. Data rate will be rounded to one of following values: .075, .110, .150, .300, .600, 1.2, 1.8, 2.4, 4.8, 7.2, or 9.6. "EXT" may be appended to signify an external data rate.
 - B2DR Specify data rate in kbps for 3000.
 - B1SZ, B2SZ Select block size in kilobits. Selected block size will be rounded to one of allowable values in Table 4.

TABLE 3
SUMMARY OF BERC PARAMETERS

Name	Values	Meaning
B1 SW	ON/OFF	Enable BERC 1210A Test
B1DT	ON/OFF	Data Terminal Ready
B1RS	ON/OFF	Request To Send
B1SY	SYNC/ASYN	Select Async or Synchronous Operation
B1XM	POL/POS/NEG, POL/POS/NEG	Transmitter Clock, Data Levels
B1RC	POL/POS/NEG, POL/POS/NEG	Receiver Clock, Data Levels
B1PN	63/511/2047	Pattern Select
B1SZ	$0 < \text{Decimal Fraction} \le 2 \times 10^5$	Block Size (Kilobits)
B1DR	0 ≤ Decimal Fraction ≤ 500(EXT)	Data Rate (kbps)
B1ER	$0 \le \text{Integer} \le 30,000$	Minimum Number of Errors
в1ТМ	Hours, Minutes	Both Integers, Equivalent in Minutes, Must Be ≤ 30,000. Maximum Time Allowed for a 1210A Test.
B2SW	ON/OFF	Enable BERC 3000 Test
B2DA	MIL/TTL, NORM/INV	Data Interface, Sense
B2XC	MIL/TTL, NORM/INV	Transmit Clock Interface, Sense
B2RC	MIL/TTL, NORM/INV	Receive Clock Interface, Sense
B2PN	63/511/2047	Pattern Select
B2SZ	0 < Decimal Fraction ≤ 2x10 ⁶	Block Size (Kilobits)
B2DR	0 ≤ Decimal Fraction ≤ 10,000	Data Rate (kbps)
B2ER	0 ≤ Integer ≤ 30,000	Minimum Number of Errors
в2ТМ	Hours, Minutes	Both Integers, Equivalent in Minutes, Must Be ≤ 30,000. Maximum Time Allowed for a 3000 Test.

TABLE 4
ALLOWABLE BLOCK SIZES

Block Size
1 x Pattern Length
2 x Pattern Length
4 x Pattern Length
8 x Pattern Length
16 x Pattern Length
32 x Pattern Length
10 ³ bits
10 ⁴ bits
10 ⁵ bits
10 ⁶ bits
10 ⁷ bits
10 ⁸ bits
10 ² bits
10 ³ bits
10 ⁴ bits
10 ⁵ bits
10 ⁶ bits
10 ⁷ bits
10 ⁸ bits
10 ⁹ bits

B1ER, B2ER - Select minimum number of errors to be detected.

Successive blocks will be processed until either minimum number of errors has been reached, there is insufficient time to run a block, or a fault has occurred. If zero errors are selected, only one block will be processed.

B1TM, B2TM - Select maximum time for a BERC test, in hours and minutes. Data rate, block size, and pattern length are used to determine amount of time required for one block. After each block is processed, a check is made to determine if there is enough time for one more block. If not, the test is terminated. This time-out check is disabled if maximum time is set to zero.

4. BERC FILE

After a BERC run is terminated for any reason other than set manual, the BERC number (1210A or 3000), number of blocks, kilobits, errors, and percentage of bits in error, are printed on the line printer. Also, an eight-word record is entered into the BERC file, with the format as shown in Figure 7.

The BERC file exists on the disk in either a Fade or Hop pattern file.

5. BERC PROCEDURES AND SUBROUTINES

The BERC tests are controlled by two procedures, BERC1 and BERC2, which call two subroutines, XMIT and BFILE. These procedures and subroutines are described on the following pages, together with flow charts and program listings.

Word #							
1		Number of Blocks (Integer)					
2		Number of kilobits	(Single Precision Real)				
3							
4		Number of Errors	(Integer)				
5		Data Rate (Single I	Precision Real)				
6		bps					
7		Status	BERC Number				
8		Block Size	Pattern				
BERC Number	= 1 Model	1210A					
	= 2 Model	3000					
Status	= 0 Norma	ll Termination					
	= 1 Insuffi	cient Time					
	= 2 Lost S	ynch					
	= 3 Error	Count Overflow					
	= 4 Excessive Block Count						
Pattern	= 3 63 bits						
	= 4 511	bits					
	= 5 2047	bits					

Figure 7. BERC File Record

Procedure BERC1

Procedure BERC1 builds and sends control words to the 1210A, and runs a BERC test if B1SW is on.

Every time BERC1 is executed, it packs B1DT, B1RS, B1SY, B1XM, B1RC, and B1PN into Data Generator Control A and sends it to the UDC-11 via subroutine XMIT. If the data rate, B1DR, has been changed since the last execution of BERC1, it is sent to Data Generator Control B.

If B1SW is on, a BERC test is run. Successive blocks of pseudorandom signals are processed until either:

- 1. Minimum number of bit errors (B1ER) has occurred
- 2. Maximum time (B1TM) has been exceeded
- 3. Error in system operation occurs.

At the end of a run, the number of blocks, bits, errors, and percentage errors are printed out, and BFILE is called to store a record in the BERC file or disk.

The possible errors that may occur are:

```
UDC-11 errors (1ERR(1) = 1)
```

Read error (IERR(2) = 137)

Write error (IERR(2) = 237)

Verification error (IERR(2) = 337)

System error (IERR(1) = 3)

Wait error (IERR(2) = 100)

BERC error (IERR(1) = 4)

BERC1 in manual (IERR(2) = 137)

BERC1 not ready (IERR(2) = 237)

BERC1 sync recovered, will not reset (IERR(2) = 337)

Directory search error (IERR(2) = 400)

No room for BERC file (IERR(2) = 500)

BERC file full (IERR(2) = 600)


Run terminated due to lost sync


Run terminated due to insufficient time


Run terminated due to error count overflow

Run terminated due to excessive block count

The last four error messages are printed by BERC1 and do not return an error code.







FORTRAN VOSAA	08107111	84-APR-75	PAGE	1
C AAPROCEDU	RE FOR 1218A BERC+ E ALWAYS SETS UP C	ANTROL MORD A.		
C CONTROL WORD	B IS SET UP IF REG	UIRED. IF BI	M.	
C IS ON. THE BE	RC IS RUN UNTIL EI	THER THERE IS	AN	
C ERROR. THERE	IS INSUFFICIENT TI	ME, OR THE MI	WIMUM ERRO	RB,
C THE NUMBER OF	BLOCKS, BITS, ERR	ORS, AND BERRY	DRS ARE DI	SPLAYED.
COMMON/IM	VTAB/ISPAC(174), IF	LG, BERC, POLAR,	SENSE, PAT	N,
181721,817	EZ, MAXTIM, MINERR, D	ATRAT		
REAL+8 RE				
REAL+4 0	ATRAT(2)			
INIEGER	MAXYIM(2), HINERR(2 C(5), POLAR(2,2), SE	NOF/IN PATH(2)		76 2
SYTE IFL	C(3), PULAN(2)2), 95	NOE (3) IPHINCE	1191751191	166
BYTE PVAL				
COMMONIA	G8/18KIP(28), IERR(21		
COMMONACE	MFLG/ICOND, IEAS, JE	RR. NEWFIL		
REAL+4 BS				
REAL+4 LI				
INTEGER	GCA, DGCB, DGI, CBW, C	MNO, DATHD		
	PATVAL(3), IARRAY(6)	, CKD, SET, ON, O	<u>FF</u>	
DIMENSION				
	RAY/63,64,65,66,67,	71/		
	AL/63,511,2047/			4504
DATA BSVA	L/1.,2.,4.,8.,16.,	32,,123,124,1	13,150,1E/	, 159/
	T/8000,,5600,,3200	., 2000, , 1400.	, 000,	
	,,130,,90,,0,/ /9,8,7,6,5,4,3,2,1,	9.11/		
	/"70/DGCB/"71/OGI/			
DATA CSW	"167730/CHND/"1677	32/DATHD/*167	734/	
DATA MSKA	444/*188888/MSKRDY/	"240/M3K3YN/"	40000/HSKC	VF/*1000/
DAYA IZE	O/"F/IRESFT/"208/1	TEST/*560/		
DATA CKD	/8/8ET/4/0N/1/0FF/8	1/		
DATA IA/				
	G1, IDIG2, IDIG3/3+6/			
	(CSK, JDIN)	00 00 100		
IF (IAND (,	JDIN, MSKMAN) . NE . Ø)	GO TO SEE		
CALL PIO	Y(CSW, IZERO) CONTROL HORD A			
C SET UP	CONTROL WORD A			
ITMPEBER	c(3)			
	K(1,14,1TMP, JDOUT)			
ITMP=BFR				
CALL PAC	K(1,13,1TMP,JDDUT)			
ITMP#BFR				
	KC1,12,11MP,JDDUT)			
TTMP=PUL	AK(1,1)	·		
	K(Z, 10, 1THP, JDOUT)			
IT MPEPOL.	K(2,8,17MP,JDOUT)			
ITMPEPOL				
	K(2,6,17mP,JDUUT)			
ITMPEPOL				
	K(2,4,1TAP, JOOUT)			
ITMPEPAT				
CALL PAC	K(3,0,1TMP,JDOUT)			

FURTRAN	VERHA	WRIW7811 P4-APR-75 PAGE 2
12 21	C	SEND CONTROL WORD A TO UDC
	`	CALL X"IT(DGCA, DGI, JDUUT, IA, JERR)
		GO TO (10.307.310.320.400) JERR
	10	DO 28 181,6
11-17-17-17		IF(IFLG(TARRAY(I)), EQ.CKD) IFLG(TARRAY(I)) #SET
	22	CONTINUE
a market representation and the second		IF (IFLG(79), EQ. SET) GO TO 10P
	С	ENCODE DATA RATE
-		JPOUT=16
		DO 32 T=1,11 IF(DATRAT(1).LT.LIMIT(1)) JDOUT#KEY(1)
	7.0	
	c or	CONTINUE
	L,	SEND CONTROL WORD B TO UDC
		CALL XMIT(DGCb,DGI, JDOUT, IB, JERR)
	4.0	GO TO (40, 340, 310, 320, 400) JERR
		IFLG(79)=SET
	INN	CONTINUE
		JF(BERC(1),EQ.OFF) GO TO 1980
	С	SET UP BERC 12104 TEST
		RLOCK#BSVAL(SIZE1+1)
		IF(SYZE1.GF.6) GO YO 110
		ALOCK=BLOCK=PATVAL(PATN(1)=2)
	110	TINCHERLOCK/ABS(DATRAT(1))/60
		TIMESTINCE
		NB € K = D
		ICOUNT=0
	C	PESET SYNC RECOVERED FLAG
	150	CALL PIOT (CMND, IRESET)
		CALL WAIT (100,1, Jufle)
		IF(JMFLG.NE.1) GO TO 400
		CALL GIOY (DAYND, JOIN)
		IF (IAND (JDIN, MSKSYN), NE, M) GO TO 610
	(SEND CUMMAND WORD-SYARY YEST
	155	CONTINUE
		JONUTETTEST
		ITMP#SIZF1
		CALL PACK(4,0, TTMP, JDOUT)
		CALL PIOT (CMND, JDOUT)
	167	CONTINUE
		CALL GIOT(CSW, JDIN)
		IF (IAND (JDIN, MSKMAN), NE. 0) GO TO 600
		IF(LAND(JDIN, MSKRDY), EQ. M) GO TO 160
		CALL GYOY (DAYND, JDIN)
		IF(IAND(JDIN, MSKSYN), NE. 8) GO TO 628
		IF (IAND (JDIN, MSKOVF), NE. 8) GO TO 638
		ICOUNT=ICDUNT+IAND(JOIN, "7777)
		NBLK=NBLK+1
		IF(NBLK, NE. 30080) GO TO 178
		18YAYB4
		HRITE(2,899)
	899	FORMAT(RUN TERMINATED DUE TO EXCESSIVE BLOCK COUNTY)
		GO TO 188
	177	CONTINUE
	1715	18TAT=0
		IF(ICOUNY, GE, MINERR(I)) GO TO 208
	C	INSUFFICIENT ERRORS, TRY ANOTHER BLOCK

FORTRAN VORGA	P8:07:11 04-APR-75 PAGE 3
	TIME=TIME+TINCR
	IF(TIME.LE.MAXTIM(1).OR.MAXTIM(1).EQ.0) GO TO 155
C	INSUFFICIENT TIME FOR ANOTHER BLOCK
	WHITF (2,900)
969	FORMAT (RUN TERMINATED DUE TO INSUFFICIENT TIME !)
	ISTAT=1
180	TEAS=IEAS+?
C	DISPLAY # BLOCKS, BITS, ERRORS, XERRORS
200	CONTINUE
	WRITE(5,210) NBLK
510	FORMAT('0', 8X, 'BERC 1218A'/1X, 112, ' BLOCKS') BITS=BLOCK+NBLK/1888.8
The same of the sa	REAVAL=BITS
	CALL ENCODE(REAVAL, PVAL, 0)
	WRITE (5, 220) PVAL
220	FORMAT(1X, 12A1, " KBITS")
	WRITE(5,230) ICOUNT
230	FORMAT(1X, 112, ' ERRORS')
	IF (BITS, NE. 0) GO TO 250
	REAVALED
	GO TO 260
	REAVAL=ICOUNT+180.0/(BITS+1800)
560	CALL ENCODE (REAVAL, PVAL, 0)
	WRITE(5,240) PVAL
240	FORMAT(1X, 12A1, "X ERRORS"/)
	RATE=ABS(DATRAT(1))
	TERR(1) BA
100	CALL BFILE(NBLK, BITS, ICOUNT, RATE, 1, ISTAT, PATN(1), SIZE1) CONTINUE
100	CALL RETURN
	UDE ERROR
	CONTINUE
	TERR(2) = 137
	GO TO 350
31	CONTINUE
	IERR(2)=237
	60 10 350
32	P CONTINUE
	TERR (2) 8337
35	9 [ERR(1)=1
•	CALL RETURN
	WAIT ERROR 0 CONTINUE
	TERR(1)=3
	IERR(2)&10#
	CALL RETURN
	BERC ERRORS
50	P CONTINUE
****	YERR (2)=237
55	0 IERR(1)04
	CALL METURN
60	O CONTINUE
	IERR(2)=137
	60 10 550
61	O CONTINUE
	IERR(2)=337

FORTRAN VOS	4A	98107	111	04-APR-75	PAGE 4
	GO TO 558				M × S × S × S × S × S × S × S × S × S ×
6	20 CONTINUE				
	S=TATE2				
	WRITE (2,	910)			
q	10 FORMAT("	RUN TERMINATED	DUE T	U LOST SYNC"	/)
	GO TO 184				
6	30 CONTINUE				
	ISTAT=3				
	WRITE (2,	92n)			
		RUN TERMINATER	DUE T	D ERROR COUP	1 UVERFLOW //
	GU TO 180				
	END				
ROL	TINES CALLED				
610	T , TAND ,	PIOT , PACK	, XMI	T , ABS ,	WATT
	ODE, BFILF ,				
941	TCHES = /ON.	/911.700			miteraturen kurr ku pene emilikkalar ilijikkilik ilijik ilik ili ili ili ili ili ili ili ili
371	16169 - 7014	/30//00		-	
ALC	CK LE	IGTH			
MAI	N. 1353	(005222)*			
INV	TAB 230	(900714)			
ARG	3 22	(909054)			
COM	IFLG 4	(909010)			
**(OMPILER				
		SED FREE			
	LARATIVES 01				·
		2008 15858			
A55	EMBLY 02	054 18729			


Procedure BERC2


Procedure BERC2 builds and sends control words to the BERC 3000, and runs a BERC test if B2SW is on.


BERC2 is similar to BERC1. The main difference is that it packs B2DA, B2XC, B2RC, and B2PN into the single Data Generator Control Word for the BERC 3000.

B2ER is used for the minimum errors and B2TM is used for the maximum time. B2DR is only used to determine the length of time for one block.

Also, in BERC2, IERR(2) will be set to 138, 238, and 338 instead of 137, 237, and 337 as in BERC1.







FORTRAN VODAA		88188146	84-APR-75	PAGE	1
C	**PROCEDURE FOR				
C THIS	PROCEDURE ALWAY	SETS UP THE	CONTROL WOR	D. IF B	28W 18 ON.
	BERC IS RUN UNTI				
	HE MINIMUM ERRORS		OF SITS, BL	OCKS, ERI	RORS, AND
C XERF	IORS ARE DISPLAYED				
	COMMON/IMVTAB/ISI			SENSE, PA	TN,
	SIZE1, SIZE2, MAXT	IM, MINERR, DAT	RAT		
	REALAS REAVAL				
	REAL+4 DATRAT(2)				
	INTEGER MAXTIM				
	BYTE BERC(5), PO	LAR (2, 2) , SENS	E(3), PATN(2)	.SIZE1.S	IZEZ
	BYTE IFLG(80)			•	
	BYTE PVAL(12)				
	COMMON/ARGS/ISKI	01201.TEDU(31			
	COMMON/COMPLG/IC	OND TEAR TERR	. NEWETI		
	REAL+4 BSVAL(8)	DIAD! TENS! AEKK	MEMPAL		
	INTEGER DGC, DGI,	PAN PANK RATH	^		
	INTEGER IARRAY(4	J, CKD, BET, DN,	UPP		
	FQUIVALENCE (1812				
	EQUIVALENCE (IPAT	PATN)			
	DATA BSVAL/1E2, 1		6, 1E7, 1F8, 1E	9/	
	DATA IARRAY/68,6	9,70,72/			
	DATA DGC/#73/DGI	/"23/C8H/"167	720/CMND/*16	7722/DAT	WD/"167724/
	DATA MSKMAN/#188				
-	DATA IZERO/PO/IR				
	DATA CKD/8/SFT/4		.,		
	DATA IDIGI, IDIGE				
	DATE 10101710101	, 10103/ 340/			
	CALL GIOT (CSW, JD	TNI			
	IF (IAND (JOIN, MSK		TO 400		
			10 000	-	
_	CALL PIOT (CSH, 12				
C	SET UP CONTROL	MUKU			
	JDOUT=0				
Aug. 12 12 14 12 14 14 14 14 14 14 14 14 14 14 14 14 14	ITMP=SENSE(1)				
	CALL PACK(2,8,17	MP,JDOUT)			
	ITMP=SENSE(2)				an angangangan maganar paga salam a dalah salam salam garangan sa
	CALL PACK(2,6,11	MP,JOOUT)			
	ITMP=SENSE(3)				
	CALL PACK(2,4,11	4P, JOOUT)			
	ITMP=PATN(2)				
	CALL PACK(3,0, IT	MP, JDOUT)			***************************************
C	SEND CONTROL W				
	CALL XMIT(DGC, DG	T. JDOUT. R. JER	R)		
	GO TO (10, 300, 31				
10	no 20 1=1,4	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
•	IF (IFLG (IARRAY (I	11 EO CKD1 1E	I G ! TABBAY! T	112557	
20	CONTINUE	771L 4 6 CHO 7 21	EG(THINH! (2.	,,,,,,,,	* * **********************************
E 27	IF (BFRC(2).EQ.OF	E1 CO TO 1844			
	PET UP DECE 34	AS TEET			
C	SET UP BERG 30	00 1731			
	ISIZ2=0	*****			
	CALL UNPACK(8,8,				
	PLOCK=BSVAL(ISIZ		-		
119	TINCREBLOCK/ABS(DATRAT(2))/6			
	TIMESTINCR				
	NALKER				

FORTRAN	V004A	88:88:46 84-APR-75 PAGE 2
<u>-</u> .	-	ICOUNT#8
	C	RESET SYNC RECOVERED FLAG
	150	CALL PIOT(CHND, IRESET)
		CALL MAIT(188,1,JMFLG)
		IF(JWFLG, NE, 1) GO TO 400
		CALL GIOT (DATHD, JDIN)
	_	IF (IAND (JDIN, MSKSYN), NE. 8) GO TO 618
	C	SEND COMMAND WORD-+START TEST
	155	CONTINUE
		JDOUT=ITEST
		CALL PACK(4,8,181Z2, JDOUT)
	140	CALL PIOT(CMND, JDOUT) CONTINUE
	100	CALL GIOT (CSW, JDIN)
	-	IF(IAND(JDYN, M8KMAN). NE. 0) GO TO 600
		IF(IAND(JDIN, MSKRDY).ED.0) GO TO 160
		CALL GTOT (DATHD, JDIN)
		IP (IAND (JDIN, MSKSYN), NE, R) GO TO 628
		IF (IAND (JDIN, MSKOVF) . NE. 0) GO TO 630
		ICOUNT=ICOUNT+IAND(JDIN, #7777)
		NBLK=NBLK+1
		IF(NP_K.NE.30000) GO TO 170
		ISTAY#4
		WRITF(2,899)
	199	FORMATC RUN TERMINATED DUE TO EXCESSIVE BLOCK COUNTY
		GO TO 180
- -	170	CONTINUE
		ISTAT=0
		IF (ICOUNT. GE. MINERP(2)) GO TO 200
	С	INSUFFICIENT ERRORS, TRY ANOTHER BLOCK
		YIMF=YIME+YINCR
		IF(TIME.LE.MAXTIM(2).OR.MAXTIM(2).EQ.B) GO TO 155
	C	INSUFFICIENT TIME FOR ANOTHER BLOCK
		WRITE (2,900)
	986	FORMATC RUN TERMINATED DUE TO INSUFFICIENT TIME //
		ISTATe1
	_	TEAS=TEAS+2
	C	DISPLAY # BLOCKS, BITS, ERRORS, XERRORS
	100	CONTINUE
	- 513	WRITE(5,210) NBLK FORMAT('0',8%, 'BERC 3000'/1%, 112, ' BLOCKS')
	514	BITS#BLOCK*NBLK/1000.0
	-	REAVAL BATTS
		CALL ENCODE(REAVAL, PVAL, P)
		WRITE(5,729) PVAL
	220	FORMAT(1X,12A1, KBITS')
		WRITE (5,239) ICOUNT
	230	FORMAT(1X, I12, " ERRORS")
		TF (BITS.NE.0) GO TO 250
		PEAVAL BA
		GO TC 260
	250	REAVAL#ICO:NT+100.0/(BITS+1000)
		TALL ENCODE (REAVAL, PVAL, P)
		WRITE(5,247) PVAL
	249	FORMAT(14,1241, "% ERRORS"/)
		TPATZER
		IERR(1)=0

FORTRAN VOSTA	88188146 84-APR-75 PAGE 3
	CALL UNPACK(8,8,1PAT,1PAT2)
	CALL BFILE(NBLK.BITS.ICQUNT.DATRAT(2).2.ISTAT.IPAT2.ISIZ2)
1000	CONTINUE CALL RETURN
C	UDC ERROR
	CONTINUE
	IERR(2) #138
	GO TO 350
710	CONTINUE
310	IERR(2)=238
****	GO TO 358
124	CONTINUE
	IERR(2)=338
150	IERR(1)e1
	CALL RETURN
•	WAIT ERROR
C	CONTINUE
700	IERR(1)=3
	1ERR(2)=188
	CALL RETURN
	BERC ERRORS
	CONTINUE
	IERR(2)=236
550	IERR(1)=4
331	CALL RETURN
600	CONTINUE
	IERR(2)=138
	GO TO 550
610	CONTINUE
	ILRR(2)=336
	GO TO 55P
626	CONTINUE
	ISTAY=2
	WRITE (2.910)
916	FORMAT (RUN TERMINATED DUE TO LOST SYNC /)
	GO TO 188
636	CONTINUE
	ISTAT=3
	FRITE (2,920)
929	FORMAT(RUN TERMINATED DUE TO ERROR COUNT OVERFLOW!)
	60 10 189
	END
	NES CALLED:
eful	, YAND , PIOT , PACK , WHIT , UNPACK, ABS
HAIT	, ENCODF, AFILE , RETURN
A112.20	1450 - 464 460
24110	HES = /ON,/8U,/CO
BLOCK	LENGTH
MAIN	
IMVT	
ARGS	?2 (89054)
COMFL	
COMPT	A / 10.01/4.
AACDI	PILER CONFAR
	ASE USPO FAFE
	ARATIVES 01006 16780
	JYARLES #1948 15918
ASSE	

Subroutine BFILE

BFILE is called by BERC1 to enter a record of BERC data into the BERC File. If a BERC File does not exist, BFILE attempts to ereate it in either the Fade or Hop area on the Disk.

A BERC File consists of eight blocks of 256 words. Each block is organized into 32 records, the last of which contains only the number of records in that block. A BERC File record has eight words as follows:

- 1. Number of blocks (Integer)
- 2., 3. Number of kilobits (single precision)
- 4. Number of errors (Integer)
- 5., 6. Data Rate (bits per second)
- 7. Low Byte: BERC Number (1 or 2)
- 7. High Byte: Status (0 = No errors, 1 = Insufficient time, 2 = Lost Sync, 3 = Error Count Overflow, 4 = Excessive Block Count)
- 8. Low Byte: Pattern (Code)
- 8. High Byte: Block Size (Code)


Error codes are returned using IERR:

IERR(1) = 4 If there are any errors

IERR(2) = 400 If there is a directory search error

IERR(2) = 500 If there is no room for a BERC File

IERR(2) = 600 If BERC File is full.



FURTRAN VOR4A	98:19:09 04-APR-75 PAGE
	SUBROUTINE BEILE (NBLK, BITS, ICOUNT, RATE, NBERC, ISTAT, PATN, SIZE)
C	FNTER RECORD OF RERC DATA INTO BERC FILE
C	TERR(1)=4 IF ANY ERRORS
C	TERR(2)=400 IF DIRECTORY SEARCH ERPOR
C	TERR(2)=500 IF NO ROOM FOR BERC FILE
C	TERR(2)=60P IF BERC FILE FULL
C	
C	EACH BERG FILE RECORD HAS 8 WORDS:
C	18 NUMBER OF BLOCKS (INTEGER)
C	2,31 NUMBER OF KBITS (SINGLE PRECISION)
C	48 NUMBER OF ERHORS (INTEGER)
C	5,6: DATA RATE (SINGLE PRECISION)
C	78 LOW BYTE: BERC NUMBER(1 OR 2);
C	7: HIGH RYTE: STATUS (@=NU ERRORS, 1=INSUFFICIENT TIME,
C	2=LOST SYNC, 3=ERROR COUNT OVERFLOW)
C	8: LOW BYTE: PATTERN (CODE)
Č	AT HIGH PYTET BLOCK SIZE (CODE)
	COMMON/COMFLG/ICOND, IEAS, JEHR, NEWFIL
	CUMMON/ARGS/ISKP(20), IERR(2)
	RFAL+4 BITS, RATE
	INTEGER IBUF(256), RECORD(8,32)
	INTEGER IBITS(2), IRATE(2)
	INTEGER PATN, SIZE
	RYTE SYSNAM(6)
	EQUIVALENCE (IBUF (1), RECORD (1,1))
	EQUIVALENCE (IBITS, DBITS), (DRATE, IRATE)
	DAYA NWDS/256/
C	GET SYSNAM OF BERC FILE
	CALL FILOC(2,3, RERC.FIL', SYSNAM)
	IF(ICOND.EG. 0) GO TO 30
	TEAS-IEAS+1
	IF(ICOND.EQ.2) GO TO 10
į,	DINECYORY SEARCH EWNOR
5	S CONTINUE
	IERR(2)=498
	GO TO 300
C	TRY FADE FILE
16	CONTINUE
	NEWFYLDI
	CALL FILOC(1.3, BERC, FIL , SYSNAM)
	IF(ICOND.EG. 0) GO TO 20
	IEAS=IEAS+1
	IF(ICOND.NE.3) GO TO 5
C	TRY HOP FILE
	NEWFYL-3
	CALL FILOC(1,3,"BERC.FIL",SYSNAM)
	IF(ICOND.EQ.F) GO TO 20
	TEASOIEAS+1
	TF(ICOND, NE, 3) GO TO 5
	60 10 500
T	CREATE NEW BERC FILE
21	CONTINUE
	IBUF(236)=0
	CALL SETFIL(3,8Y8NAM,JERR,°DK °,1)
	GO YO 188

FURTRAN	Vanua	P8:10:49 44-APR-75 PAGE	5
		READ IN OLD BERC FILE	
	C 30	CONTENIE	
		CALL SETFIL (3, SYSNAM, JERR, OK ", 1)	
		CO SO TRIKEN.7	
		CALL READRW (3, IBLK, 1BUF, NWDS, JERR)	
		IF (180F(256).LT.31) GO TO 10P	
	50	CONTINUE	
	<u>c</u>	PERC FILE FULL	
		IERR(2)=600 GO TO 300	
	ċ	ENTER NEW RECORD INTO BERC FILE	
		CONTINUE	
		NRFC#18UF(256)+1	
		DBITS=RITS	
		CHATEBRATE	
		RECORD(1, NREC) BNBLK	
		RECURD(2, NREC) = IBITS(1) RECORD(3, NREC) = IBITS(2)	
		RECORD(4, NREC)=ICOUNT	
		RECORD(5, NREC)=IRATE(1)	
		BECKENIA AREC'S RATE (2)	
		CALL DACKIR, G. NBERC, RECORD(/, NRECJ)	
		FAIL BACK/A.B. ISTAT, RECORD(/, NRECJ)	
		CALL DACKIR, M. PATN, RECURDIO, NRT CJJ	
		CALL PACK(8,8,SIZE, RECORD(8, NREC))	
		IBUF (256) BNREC	
		CALL ARITHM(3, IBLK, IBUF, NHDS, JERR) IF(NREC.NE.31) GO TO 150	
		IBCK=IBCK+1	
		TECTAL MED HI GO TO 150	
	C	SET NUMBER OF RECORDS IN NEXT BLUCK TO	
	13	CALL READRW(3, IBLK, IBUF, NADS, JERR)	
		Y41167256189	
		CALL WRITHW (3, IBLK, IBUF, PHOS, JERK)	
	15	SO CONTINUE	
		ENDFILE 3	
	_	NO ROOM FOR BERC FILE	
	С	NO ROOM FOR BERG 1 54.	
	21	1ERR(2)=500	
		DA CONTINUE	
		IERR(1)=4	
		RETURN	
		END	
		TINES CALLEDS	
	N UU	DC , SETFIL, MEADRW, PACK , WRITHW	
	111	OC / SETTLE REMAINS	
	SHI	TCHES . JON, JSU, JCO	
1	8 L C		
		FLG 4 (890010)	
	ARC		
	441	COMPILER CORE**	
		PHASE USED FREE	
	DE	CLARATIVES 81886 16788	
		ECUTABLES 01620 16246	
	AS	SEMBLY 01313 19478	

Subroutine XMIT

XMIT outputs the word JDOUT to the UDC-11 module, OUTMOD. It then reads back the data from the input module, INMOD, and compares it with JDOUT. JSEL is used to select Control Word A or B if necessary:

JSEL = 0, No Select Necessary

JSEL = 1, Select A

JSEL = 2, Select B

XMIT returns JERR as the error eode:


JERR = 1, No Errors

JERR = 2, Read Error

JERR = 3, Write Error

JERR = 4, Verify Error

JERR = 5, Wait Error



```
SUBNOUTINE XMIT (OUTHOD, INHOO, JOOUT, JEEL, JERR)
XMIT OUTPUTS JOOUT TO THE UDG-11, OUTHOD, IT THEN
READS BACK THE DATA PROM INHOO AND COMPARES IT WITH
JOOUT, JEEL IS USED TO SELECT CONTROL WORD A DR S;
JSELSS, NO SELECT NECESSARY
             JERUS, NO SELECT A

11. SELECT A

JERR 18 THE ERROR CODE, 1 OND ERRORS, 2 OREAD ERROR,

3-WRITE ERROR, 4-VERIFY ERROR, AND 5-WAIT ERROR.
          INTEGER OUTHOO, DGIS
          OATA 0618/*72/
          JERRe 1
          CALL DOM(1, OUTHOD, JDDUT, JSTAT)
     10 IF(JSTAT,EQ.3) 60 TO 300
IF(JSTAT,EQ.2) 60 TO 18
IF(JSEL,EQ.0) 60 TO 20
          JSEL-JSEL-1
    CALL DOW(1,0618,JSEL,JSTAT)
15 IF(JSTAT,E0,3) GO TO 388
IF(JSTAT,E0,2) GO TO 15
28 CALL MAIT(188,1,JWFL6)
          IF (JWFLG.NE.1) 60 TO 588
          CALL DIW(1, INMOD, JOIN, JSTAT)
     30 IF (JSTAT, EQ. 3) 60 TO 200
          IF (JSTAT, EQ. 2) 60 TO 36
          IF (JODUT.NE. JOIN) GO TO 488
          RETURN
   200 JERROZ
          RETURN
   300 JERRO3
          RETURN
   400 JERREA
          RETURN
   500 JERROS
          RETURN
          END
ROUTINES CALLEDS
DOW
          , WAIT , DIW
DPTIONS -/ON,/8U,/CO,/OP11
BLOCK
                    LENGTH
TIME
             194
                         (888684)+
**COMPILER ---- CORE**
     PHASE
                      USED FREE
DECLARATIVES 00982 02813
EXECUTABLES 01223 81772
```

01058 04577

ASSEMBLY

SECTION V

HARDWARE DESCRIPTION

This section describes the control and interface circuitry for the BERCs. For details concerning the BERCs, refer to the manufacturer's O&M manual.

1. INTRODUCTION

The BERC control logic provides the necessary timing, decoding, and buffering to properly select, under computer control, the desired parameters for a given test. In addition, counters and storage elements are provided to collect and transmit resultant test data to the CSEL computer.

For this discussion it is best to think of each BERC as containing two sections; a data generator (transmitter) and a meter (data analyzer). Each section is controlled by separate logic sections (see Figure 8).

Figures 9 and 10 show the basic data generator control elements for the 1210A and 3000, respectively. Figure 11 shows the basic meter control elements. This figure is applicable to both the 1210A and 3000 since their respective meter interfaces, although physically separate, operate essentially identically.

Optoisolators are used to separate the power supplies and signal grounds of the BERCs from that of the logic interfaces. This prevents ground loops, etc. from causing errors in control and/or data signals. The optoisolators are noninverting devices biased to be TTL compatible on both their inputs and outputs. See Figure 18, circuit U15, for the schematic of the optoisolators used in the BERC control logic.

2. DATA GENERATOR CONTROL

The data generator control interfaces are primarily static buffers for control words from the UDC-11 which initialize the data format in the BERCs prior to beginning a test. These interfaces also decode certain bits of these control words. In addition, status drivers are provided to retransmit the control words to the UDC-11 input registers for verification.

Figure 12 shows the overall data generator control cabling for the 1210A and 3000.




Figure 8. Overall Control Block Diagram




Figure 9. 1210A Data Generator Control Block Diagram




Figure 10. 3000 Data Generator Control, Block Diagram




Figure 11. Meter Control, Block Diagram




Figure 12. 3000 and 1210A Data Generator Control, Interface Cabling (3311-05-005)

In the UDC-11, the control registers are BM685 modules with BW403 signal conditioning modules. The status registers are BW731 modules with BW402 signal conditioners.

Both the control and status signals in the data generator interfaces are negative true. There are two reasons for this. The first is that both the 1210A and 3000 recognize 0 volt at their inputs as an active control signal. The second is that the UDC-11 inverts the logic levels in both the control and status registers. For further clarification see the instruction manual for the K-band terminal simulator Volume II Paragraph 13.2.1 prepared under Contract F33615-72-C-2187.

For the sake of brevity, all integrated circuits and connectors will be referred to only by their circuit symbol number, and the pin referred to will follow (i.e., integrated circuit U28 pin 3 will be noted as U28, 3 etc.). In addition, when the signal flow through a gate is discussed, the circuit symbol number will be listed, followed first by the input pin(s), followed by a dash then the output pin. For example, on Figure 17 with input pins 12 and 13, and output pin 11 will be written U7, 12, 13 - 11.

a. Model 1210A Data Generator Control Interface

Figures 13 and 14 show the details of the logic interface for the 1210A data generator control. Control signals enter through A10A1J2 and go to the inputs of optoisolators U5 through U20. The PATTERN bits are decoded by U28 (see Table 5) and the DATA RATE bits are decoded by U26 and U27 (see Table 6) before going to the optoisolator inputs. All control signals also go to the inputs of status input drivers U30 through U37. Resistor array U25 provides pullups on the control lines feeding the PATTERN and DATA RATE decoders, which gives increased noise immunity. Resistor networks U1 through U4 and U21 through U24 provide proper biasing for optoisolators U5 through U20.

Depending on the state of the SELECT A/B bit, status input drivers U30 through U37 retransmit either the CONTROL A or CONTROL B words to the UDC-11 status register for verification.

TABLE 5
TRUTH TABLE FOR 1210A PATTERN DECODE U28

UDC U28 Code Input Line									128 u t pu	ıt			Selected Pattern	
								7	6	5	4	3	Pin	
4	2	1		4	2	1		1	2	3	4	5	Code	
0	0	0		1	1	1		1	1	1	1	1		Mark
0	0	1		1	1	0		0	1	1	1	1		Space
0	1	0		1	0	1		1	0	1	1	1		Alternate
0	1	1		1	0	0		1	1	0	1	1		63
1	0	0		0	1	1		1	1	1	0	1		511
1	0	1		0	1	0		1	1	1	1	0		2047

NOTE: On Output, 0 is Controlling State.




Figure 13. 1210A Ger A10




Figure 13. 1210A Generator Control Interface Board Assembly A10A1A2, Logic Diagram

TABLE 6 $\label{table for 1210A DATA RATE DECODE U26 AND U27 }$ TRUTH TABLE FOR 1210A DATA RATE DECODE U26 AND U27

	UDC U26, U27, U29 Code Input Line)	U26, U27 Output											Selected Data Rate		
												U26						U2					
										9	7	6	5	4	3	2	1	9	7	6	5	Pin	
8	4	2	1		8	4	2	1		0	1	2	3	4	5	6	7	8	9	10	11	Code	
0	0	0	0		1	1	1	1		0	1	1	1	1	1	1	1	1	1	1	1		75
0	0	0	1		1	1	1	0		1	0	1	1	1	1	1	1	1	1	1	1		110
0	0	1	0		1	1	0	1		1	1	0	1	1	1	1	1	1	1	1	1		150
0	0	1	1		1	1	0	0		1	1	1	0	1	1	1	1	1	1	1	1		300
0	1	0	0		1	0	1	1		1	1	1	1	0	1	1	1	1	1	1	1		600
0	1	0	1		1	0	1	0		1	1	1	1	1	0	1	1	1	1	1	1		1200
0	1	1	0		1	0	0	1		1	1	1	1	1	1	0	1	1	1	1	1		1800
0	1	1	1		1	0	0	0		1	1	1	1	1	1	1	0	1	1	1	1		2400
1	0	0	0		0	1	1	1		1	1	1	1	1	1	1	1	0	1	1	1		4800
1	0	0	1		0	1	1	0		1	1	1	1	1	1	1	1	1	0	1	1		72 00
1	0	1	0		0	1	0	1		1	1	1	1	1	1	1	1	1	1	0	1		9600
1	0	1	1		0	1	0	0		1	1	1	1	1	1	1	1	1	1	1	0		Ext.

NOTE: On Output, 0 is Controlling State.




Figure 14. 1210A Data Generator Control Interface Board Logic
Diagram Assembly A10A1A2

In the active state, the drivers furnish a return to relay coils in the BW731 modules in the UDC-11. Since these relays are powered by 6 Vdc, the driver outputs will be at 0 Vdc in the "on" (conducting) state, and 6 Vdc in the "off" (nonconducting) state.

Assume that CONTROL A word is selected. The SELECT A/B line J2,1 is a '1'. Inverters U29, 2 and U29, 6 then send a '0' to pins, 11 and 15 of the status drivers enabling the CONTROL A inputs pins 10 and 14. At the same time, inverters U29, 4 and U29, 8 send a '1' to pins 2 and 6 of the status drivers disabling the CONTROL B inputs, pins 1 and 5. If CONTROL B were selected, all the conditions would simply reverse.

On the output side of the status drivers, pins 3 and 13 form a wired OR as do pins 7 and 9.

Notice that the status input drivers retransmit the selected control word non-inverted.

On CONTROL A word, bit 15 is not used, and on CONTROL B word bits 4 through 15 are not used. The status driver input pins corresponding to these bits are put at logic '1' by connecting them to U25, 9 causing the computer to read these as "zeros".

b. Model 3000 Data Generator Control Interface

Figure 15 shows the details of the logic interface for the 3000 data generator control. Except for being simpler, this interface operates in much the same manner as the one used with the 1210A.

Control signals enter on A10A1J3 and go to the inputs of the status input drivers U1, U2, and U3. These signals are also connected to the inputs of optoisolators U31 through U36. The PATTERN control bits are decoded by U4 (see Table 7) before going to the optoisolator inputs. U17, U18, U26 and U27 provide proper biasing for the optoisolators. Part of U18 is also used to provide pullups at the input of decoder U4.

TABLE 7
TRUTH TABLE FOR 3000 PATTERN DECODE U4

	DC ode		I	U4 npu Line				J4 u t pu	ıt			Selected Pattern
						7	6	5	4	3	Pin	
4	2	1	4	2	1	1	2	3	4	5	Code	
0	0	0	1	1	1	1	1	1	1	1		Space
0	0	1	1	1	0	0	1	1	1	1		Mark
0	1	0	1	0	1	1	0	1	1	1		Alternate
0	1	1	1	0	0	1	1	0	1	1		63
1	0	0	0	1	1	1	1	1	0	1		511
1	0	1	0	1	0	1	1	1	1	0		2047

NOTE: On Output, 0 is Controlling State.

In this interface there is no multiplexing of the control bits at the status driver inputs, and a positive voltage from U18,5 is used at the enable inputs.

3. METER CONTROL

As shown in Figure 11, the meter control interface logic employed with each BERC handles all communications between the BERC and its associated DR11-A registers. Except where noted, all logic levels utilized in the meter control interfaces are TTL, positive true.

The meter control interface for each BERC contains the following:

- Logic required for proper sequencing of control signals to BERC, and status signals to DR11-A.
- 2. A decode for BLOCK SIZE bits.
- 3. A 12-bit binary counter which totalizes errors which occur in a given test.

 Logic storage is provided to show when counter has overflowed at least once.
- 4. Buffers to transmit error count to DR11-A.
- 5. Drivers for front panel monitor lamps.

a. 1210A Meter Control Interface

Figure 16 shows the meter control interface cabling for the 1210A as well as the connection for the 1210A optoisolator power supply A10PS2.

Figures 17 and 18 show the details of the meter control interface logic for the 1210A. In Figure 17, MAN/REMOTE switch A10S1 is shown in the REMOTE position. The lower section puts the MAN/REMOTE flag to ground (logic 0) - the upper section puts the common of the optoisolator power supply on the remote control line to the 1210A which puts it in the remote mode. If A10S1 were placed in the MANUAL position, the MAN/REMOTE flag would be put at a 1 by the pullup at U9, 3. The remote control line would be put at a 1 by the pullup at U22, 2. This would put the 1210A in the manual mode.







Figure 15. 3000 Interface Board,
Data Generator Section
65/66










Figure 17. 1210A Meter Control Interface Board Assembly A10A1A1 Logic Diagram, Interface and Count Logic




Figure 18. 1210A Meter Control Interface Board Assembly A10A1A1 Logic Diagram, Block Size Decode Section

As previously stated, the PDP-11 computer running CSEL, before starting a test, checks the MAN/REMOTE flag to ensure that the BERC is in the remote mode. When a test is to be started, the PDP-11 loads the COMMAND WORD register in the DR11-A (see Table 7). The gating and control logic in the DR11-A then issues a NEW DATA READY pulse which is a positive pulse, approximately 500 nanoseconds wide.

The NEW DATA READY pulse goes to U1, 9 and U2, 3. It is inverted at U1, 8 and sent to the preset input of the READY/BUSY section of flip flop U10, 10. The preset input of the flip flops used in this interface are level controlled with the 0 state active. The preset input U10, 10 is thus activated immediately upon receipt of the inverted NEW DATA READY pulse. Figure 19 gives the timing relationships of the events to be discussed next. Presetting the READY/BUSY section of U10 causes U10, 8 to put a 0 on the input of AND gate U7, 9. This causes U7, 8 to put a 0 on the READY/BUSY line. The interface is thus set to a BUSY state immediately upon receipt of the NEW DATA READY pulse. U7, 8 also connects to U32, 9, so when U7, 8 goes to 0 (BUSY), lamp driver U32, 9-8 is disabled and the READY lamp on the front panel is extinguished.

One shot U2 initiates and separates events so that they occur in proper order. The output of U2, 6 is a positive pulse approximately 20 microseconds wide. This pulse width is set by the capacitor mounted on pins 4 and 11 of component holder U9, and connected across pins 10 and 11 of U2. A 1K pullup resistor on U9, 2 is connected to U2, 4, and 5. This enables the one shot input U2, 3.

If the BERC had detected a loss and recovery of sync during a test, on the SYNC RECOVERED flip flop (U10), pin 5 would be a 0 and pin 6 would be a 1. U1, 4 would then be a 1 asserting the SYNC RECOVERED bit. The 1 on U10, 6 would enable the 3-4 section of lamp driver U32, so the SYNC RECOVERED light on the front panel would be on. If the RESET SYNC RECOVERED line at U35, 2 is asserted when U2 "fires," the positive pulse from U2, 6 will be inverted at U35, 3 and sent to the preset input pin 4 of the SYNC RECOVERED section of dual flip flop U10. This now causes U10, 5 to go to 1




Figure 19. 1210A Meter Control Interface, Timing Diagram

and U10,6 to go to 0. With U10, 5 a 1, U1,4 is now 0 so the SYNC RECOVERED bit is no longer asserted. With U10,6 a 0, the 3-4 section of lamp driver U32 is now disabled so the SYNC RECOVERED lamp is now extinguished.

If the RESET COUNT line at U8, 13 is high, the positive pulse from one shot U2,6 is inverted at U8,11 and sent to the reset inputs (pin 13) of the binary error counters U25, U26, and U27 clearing them. This RESET COUNT pulse from U8,11 also goes to the preset input of the COUNT OVERFLOW flip flop U28,4. If a count overflow had been previously detected, U28,6 would be a 1. The RESET COUNT pulse would cause U28,6 to go to 0 which is transmitted by buffer U24 to the COUNT OVERFLOW bit in the DR11-A. U28,6 also connects to the 1-2 section of lamp driver U32, so the 0 now on U28,6 disables this driver and extinguishes the COUNT OVERFLOW lamp. Finally the RESET COUNT pulse goes to the input of optoisolator U21,7. The output, U21,10 sends the RESET COUNT pulse to the BERC which resets the error counter and overflow indicator.

If the START TEST line at U8,2 is asserted, the pulse from U2,6 will be inverted at U8,3 and sent to the input of optoisolator U21,3. The output U21,14 sends the start test pulse to the BERC. Note from Figure 19 that the test is started by the trailing edge of the START TEST pulse, so that all counters and status flip flops will have been initialized prior to the beginning of a test.

At this point some logic levels should be noted. Remember that the START TEST command line was asserted so it is a 1. This 1 is seen at U8,9 so the TEST END signal on U8,10 will be seen inverted at U8,8 and U7,5. The START TEST command, inverted by U1,1-10, is seen as a 0 at U8,5 so the one shot pulse at U8,4 is ignored and U8,6 and U7,4 are now a constant 1. Since U7,4 is a 1, the transitions at U7,5 can now be coupled to the clock input of the READY/BUSY flip flop U10,11.

When the BERC senses the trailing edge of the START TEST pulse, it puts the TEST END line to 1, which indicates that a test is in progress. This 1 is coupled through optoisolator U14,3-6 and buffer U7,12, 13-11 to U1,13 and U8,10. This 0 to

1 transition is inverted at U8,8 and coupled through U7,5-6 to the READY/BUSY flip flop clock input, U10,11 as a 1 to 0 transition. Since the flip flops used in this interface are clocked by a rising edge (0 to 1) this 1 to 0 transition is ignored.

When the BERC has finished running the test as programmed, it puts the TEST END line from 1 to 0. This is inverted by U8, 10-8 and coupled by U7, 5-6 to the clock input U10, 11 as a 0 to 1 transition. This transition toggles the flip flop, which causes U10, 8 to go to 1. U7, 9 and 10 are now 1, so U7, 8 goes to 1 which indicates a READY condition to the processor. At the same time, lamp driver U32, 9-8 is now enabled and the READY lamp is lit.

Assume that the START TEST line has not been asserted. U8,2 will be a 0, so the one shot pulse at U8,1 will be ignored and a start test pulse will not be issued. U1,11 is a 0 which is inverted to a 1 at U1,10 and sent to U8,5. The positive pulse from one shot U2 can now be inverted by U8,4-6 and sent to U7,4. Since U8,9 is a 0, U8,8 is a constant 1 and so U7,5 is also. This means that U7,4-6 can couple the negative going pulse from U8,6 to the clock input U10,11. Again, the falling edge is ignored and the rising edge toggles the flip flop which, as previously stated, puts a 1 on U7,9.

A word about U1, 13-12. If the BERC is not running a test, U1, 13 will be a 0 which is inverted to a 1 at U1, 12 and sent to U7, 10, which enables U7, 9-8 to pass whichever state is at U10, 8. If however the BERC were in the CONTINUOUS mode, the TEST END line would be continuously high. This would put a constant 1 at U1, 13 which would put a constant 0 at U7, 10. U7, 8 would thus transmit a 0 (BUSY) regardless of the state of READY/BUSY flip flop U10, 8.

The BERC transmits one error pulse each time an error is detected. These error pulses are coupled through optoisolator U13,3-14, buffered by U35,4,5-6 and sent to the block inputs pin 8 of binary error counters U25, U26, and U27. U33 and U34 drive the ERROR COUNT display lamps on the front panel. U28,U30 and U31 transmit the error count to the DR11-A DATA WORD register.

As previously stated, the error counter in the interface logic overflows after a count of 4095. On the 4096th count, U27,11 goes from 0 to 1 which toggles the COUNT OVERFLOW flip flop U28, putting U28,6 to 1. Once set, U28 ignores all other inputs at its clock input until present again by the COUNT RESET pulse. U24,1,2-3 drives the COUNT OVERFLOW line to the DR11-A.

The RCVR SYNC STATUS signal from the BERC is coupled through optoisolator U13,7-10 and inverter U1,5-6 to the clock input of the SYNC RECOVERED flip flop U10,3. Buffer U7, 1,2-3 drives the RCVR SYNC STATUS line to the DR11-A and the input of IN SYNC lamp driver U32,5-6.

The the BERC receiver is in sync, the RCVR SYNC STATUS line from the BERC is a 0. This is inverted at U1,6. Buffer U7,1,2-3 puts a 1 on the RCVR SYNC STATUS line to the DR11-A and to U32,5 so the IN SYNC lamp is now lit. If the BERC should detect a loss of sync, the RCVR SYNC STATUS line will go to 1. Inverter U1,5-6 now puts a 0, through buffer U7,1,2-3 to the DR11-A RCVR SYNC STATUS line, indicating a loss of sync. U32,5 now also is a 0 so the IN SYNC lamp is extinguished.

When the BERC recovers sync, the RCVR SYNC STATUS line again falls to 0. At U1,6 this is seen as a 0 to 1 transition. This transition at U10,3 toggles the SYNC RECOVERED flip flop which puts a 0 at U10,5 and a 1 at U10,6. Inverter U1,4 now becomes 1 so the SYNC RECOVERED bit is asserted. The 1 at U10,6 enables lamp driver U32,3-4 so the SYNC RECOVERED lamp is now lit.

Refer to Figure 18. The BIT/BLOCK ERROR control bit is coupled through optoisolator U36,3-14 to the BERC. The SINGLE BLOCK/CONTINUOUS bits is coupled through inverter U35,9,10-8 then through optoisolator U36,7-10 to the BERC. Refer to Table 2 for an explanation of the function of these bits.

U5, U6 and U1, 1-2 form a decode for the BLOCK SIZE bits (see Table 8).

Optoisolators U15 through U20 couple the decoded BLOCK SIZE bits to the 1210A BERC.

Resistor networks U3, U4, U11, U12, U22, and U23 provide biasing for the Optoisolators.

TABLE 8

TRUTH TABLE FOR 1210A BLOCK SIZE DECODE U5 AND U6

	INPUT					OUTPUT												
LINE	8	4	2	1]	0	1	2	3	4	5	6	7	8	9	10	11	
	0	0	0	0		0	1	1	1	1	1	1	1	1	1	1	1	WL
	0	0	0	1		1	0	1	1	1	1	1	1	1	1	1	1	2WL
	0	0	1	0		1	1	0	1	1	1	1	1	1	1	1	1	4WL
	0	0	1	1		1	1	1	0	1	1	1	1	1	1	1	1	8WL
	0	1	0	0	L	1	1	1	1	0	1	1	1	1	1	1	1	16WL
	0	1	0	1		1	1	1	1	ī	0	1	1	1	1	1	1	32WL
	0	1	1	0		1	1	1	1	1	1	0	1	1	1	1	1	10 ³
	0	1	1	1		-	1	1	1	1	1	1	0	1	1	1	1	104
	-	0	0	0		1	1	1	1	1	1	1	1	0	1	1	1	10 ⁴
	-	0	0	1		1	1	1	1	1	1	1	1	1	0	1	1	106
	1	0	1	0		1	1	1	1	1	1	1	1	1	1	0	1	107
	1	0	1	1		1	1	1	1	1	1	1	1	1	1	1	0	108

NOTE: On the Output, 0 is the Controlling State.

b. Model 3000 Meter Control Interface

The meter control interface for the Model 3000 BERC operates almost exactly like the one used with the model 1210A. The only difference is that the START TEST pulse is positive instead of negative (compares Figures 19 and 20). Referring to Figure 5-14, U6 is the time out one shot U11,3-5,6 is the SYNC RECOVERED flip flop. U11,11-8 is the READY/BUSY flip flop. U13, U14 and U15 are the binary error counters. U16 is the COUNT OVERFLOW flip flop. U42 and U43 buffer the error count data to the DR11-A. U28, U29, and U30 drive the front panel lamps. U5 is the decode for the BLOCK SIZE bits (see Table 9). U22,23 and U37 through U40 are optoisolators. Figure 22 presents the overall meter control interface cabling for the Model 3000.

TABLE 9
TRUTH TABLE FOR 3000 BLOCK SIZE DECODE U5

		IN	PUI	•		OUTPUT						
LINE	8	4	2	1	Ī	2	3	4	5	6	7	
	0	0	0	0	1	1	1	1	1	1	1	10
	0	0	0	7	0	1	1	1	1	1	1	10
	0	0	1	0	1	0	1	1	1	1	1	10
	0	0	1	1	1	1	0	1	1	1	1	10 10 10
	0	1	0	0	1	1	1	0	1	1	1	10
	0	1	0	1	1	1	1	1	0	1	1	10
	0	1	1	0	1	1	1	1	1	0	1	10
	0	1	1	1	1	1	1	1	1	1	0	10

NOTE: On the Output, 0 is the Controlling State.





Figure 20. 3000 Meter Control Interface, Timing Diagram








Figure 21. 3000 Interface Board, Unit A10A1A3, Meter Control Section





SECTION VI

CALIBRATION

Since all the interfaces described herein are digital and no adjustments are provided or necessary, no periodic calibration is required.

This Page Intentionally Left Blank

SECTION VII

TROUBLE SHOOTING AND REPAIR

If either BERC does not respond properly to commands from CSEL, the MAN/REMOTE switch controlling it should be checked to be sure it is in the REMOTE position. If this is not the trouble, place the switch in the MAN position. The operation of the BERC can then be tested from its front panel to be sure it is functioning properly. If the BERC is operating normally, check the three power supplies in the interface chassis, A10PS1, A10PS2, and A10PS3. They should each be +5 Vdc. Next, with the switch in the REMOTE position, use the System Exerciser panel in the PDP-11 computer to manually set the control bits to the BERC (see Volume II, Section 16 of the K-Band Terminal Simulator manual, prepared under Contract F33615-72-C-2187). See Figures 5 and 6 for the address and data format.

To save time it will usually be best to start at the control connectors on the back of the BERC and probe to see if the control bits correspond to what was set up on the System Exerciser. If not, check the cable connectors at the cabinet I/O panel. If they check, check the ICs on the logic interface boards. If the signals at the cabinet I/O connectors do not correspond to the system exerciser panel settings, check the control eables. If the logic interfaces is likely in the PDP-11 computer or the DR11-A or UDC-11 interfaces. For these, refer to the appropriate instruction manual.

This Page Intentionally Left Blank

APPENDIX - PARTS LIST

This Page Intentionally Left Blank

Unit BERC Patch Panel

Assembly No. A9

Part	Description	Part No.	Manufacturer
J1 - J6 J8 - J12 J14 - J18	Jack, BNC, Bolkhead	95750	Amphenol
J 7, J13	D Receptacle, 25 pin	17 - 10250	Amphenol
			11.
	f. 4 5 1. 1		. · · · · ·
	land to be 4.		

Unit_BERC Interface Chassis

Assembly No. A10

Part	Description	Part No.	Manufacture
J1 - J3	Rectangular Receptacle 75 pin	8026-075-000-704	ELCO
J4, J5	Rectangular Receptacle 90 pin	00 8016-90-000-707	ELCO
J6, J7	Circuit Card Header	3432 - 3005	3M Scotchlex
P1 - P3	Rectangular Plug 75 pin	00-8026-075-000-818	ELCO
P4 - P5	Rectangular Plug 90 pin	00-8016-090-000-704	ELCO
P6, P7	Socket Connector	65043-015	Berg
	Pins for J1 - J3 and P1 - P3	60-8216-0313	ELCO
	Pins for J4, J5 and P4, P5	000-60-8017-0313	ELCO
	Pins for P6, P7	47743	Berg
PS1	Power Supply and 5Vdc	LXS-4-5-OVR	Lambda
PS2, PS3	Power Supply Module and 5Vdc	5E50	Acopian
	Socket for PS2, PS3	END-1	Acopian
S1, S2	Switch, Toggle DPDT	MTG-206N	ALCO
TB1	Terminal Block Multi Section	525 (each section)	Buchanan
TB2, TB3	Barrier Terminal Strip	6-141	Cinch
	Front Panel Indicator Lamps	5082-4860	Hewlett Packard
			-
			×

Unit Interface Card Subchassis Assembly No. A10 A1

Part	Description	Part No.	Manufacturer
J1 - J3	P.C. Board Connector 86 pin	00-6307-086-309-001	ELCO
	Rectangular Receptacle 90 pin	00-8016-90-000-707	ELCO
J4 - J6	Pins for J4 - J6	396-60-8017-0633	ELCO
P4-P6	Rectangular Plug 90 pin	00-8016-090-000-704	ELCO
P4-P0	Pins for P4 - P6	000-60 8017 03 13	ELCO
	I Ind Ioi I I		
		- 1	
1			
	43 44 51		

Unit 1210A Data Generator Control Interface Board
Assembly No. A10A1A2

Part	Description	Part No.	Manufacturer
U1 - U4			
U5 - U20	DIP Resistor Array	898 -3- R1-5K	Beckman
	OPTO Isolator	5082-5470	Hewlett Packard
U21 - U24	DIP Resistor Array	898 -3- R2 . 2 K	Beckman
U25	DIP Resistor Array	34A1024	Allen-Bradley
U26-U28	IC, TTL	SN7442	Texas Instrument
U29	IC, TTL	SN7400	Texas Instruments
U30-U37	IC, TTL	SN75453P	Texas Instruments
		1	
	1	8	
		1	

Unit 1210A Meter Control Interface Board Assembly No. A10A1A1

	Description	Part No.	Manufacturer
J1	Circuit Card Header	3432-3005	3M Scotchflex
P1	Socket Connector	65043-015	Berg
	Pins for P1	47743	Berg
U1	IC, TTL	SN7400	Texas Instruments
U2	IC, TTL	SN74121	Texas Instruments
U3, U4, U22	DIP Resistor Array	898-3-R1.5K	Beckman
U5, U6	IC, TTL	SN7442	Texas Instruments
U7, U24, U29, U30, U31	IC, TTL	SN7408	Texas Instruments
U8, U35	IC, TTL	SN7400	Texas Instruments
U9	DIP Discrete Component Header	11018-14-3	Scanbe
U10, U28	IC, TTL	SN7474	Texas Instruments
U11, U12, U23	DIP Resistor Array	898 -3- R2-2K	Beckman
U13-U21, U36	OPTOISO LATOR	- 5082-4370	Hewlett Packard
U25, U26, U27	IC, TTL	8284	Signetics
U32, U33, U34	IC, TTL	SN7416	Texas Instruments
C1	Capacitor Ceramic Disc, .01 ufd 50V		CRL
C2	Capacitor Electrolytic 10 ufd 25V		CRL
R1, R2, R3	Resistor, Carbon Composition $1K \frac{1}{4}W$		Allen Bradley
R4	Resistor, Carbon Composition $10K \frac{1}{4}W$		Allen Bradley

Unit 3000 Interface Board

Assembly No. A10A1A3

Parts	Description	Part No.	Manufacturer
J1	Circuit Card Header	3432-3005	3M Scotchflex
P1	Socket Connector	65043-015	Berg
U1, U2, U3	IC, TTL	SN75451P	Texas Instruments
U4, U5	IC, TTL	SN7442	Texas Instruments
U6	IC, TTL	SN74121	Texas Instruments
U7	IC, TTL	SN7404	Texas Instruments
U8, U12	IC, TTL	SN7400	Texas Instruments
U9, U10 U42, U43, U44	IC, TTL	SN7408	Texas Instruments
U11, U16	IC, TTL	SN7474	Texas Instruments
U13, U14, U15	IC, TTL	8284	Signetics
U17, U18, U19 U20	DIP Resistor Array	898-3-R1-SK	Beckman
U21	DIP Discrete Component Header	11018-14-3	Scanbe
U22	OPTOISOLATOR	5082-4360	Hewlett Packard
U23, U31-U41	OPTOISOLATOR	5082-4370	Hewlett Packard
U24, U25 U26, U27	DIP Resistor Array	898-3-R2-2K	Beckman
U28, U29, U30	IC, TTL	SN7416	Texas Instruments
R1, R2	Resistor, 10K ½W Carbon Composition		Allen Bradley
R3, R4	Resistor 390Ω ¹ ₄ W Carbon Composition		Allen Bradley
R5	Resistor 10K ¹ ₄ W Carbon Composition		Allen Bradley
C1	Capacitor, Ceramic Disc		CRL
C2	Capacitor, Electrolytic 10 ufd 25V		CRL